

VNP20N07FI VNB20N07/VNV20N07


"OMNIFET": FULLY AUTOPROTECTED POWER MOSFET

TYPE	V _{clamp}	R _{DS(on)}	l _{lim}
VNP20N07FI	70 V	$0.05~\Omega$	20 A
VNB20N07	70 V	$0.05~\Omega$	20 A
VNV20N07	70 V	$0.05~\Omega$	20 A

- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- DIAGNOSTIC FEEDBACK THROUGH INPUT PIN
- ESD PROTECTION
- DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)
- COMPATIBLE WITH STANDARD POWER MOSFET

DESCRIPTION


The VNP20N07FI, VNB20N07 and VNV20N07 are monolithic devices made using STMicroelectronics VIPower M0 Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear current limitation and overvoltage clamp protect the chip in harsh



enviroments.

Fault feedback can be detected by monitoring the voltage at the input pin.

BLOCK DIAGRAM (*)



(*) PowerSO-10 Pin Configuration: INPUT = 6,7,8,9,10; SOURCE = 1,2,4,5; DRAIN = TAB

September 2013 1/13

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Va	lue	Unit
		PowerSO-10 D2PAK	ISOWATT220	
V _{DS}	Drain-source Voltage (V _{in} = 0)	Internally	V	
V _{in}	Input Voltage	1	8	V
I _D	Drain Current	Internall	Α	
I _R	Reverse DC Output Current	-2	28	Α
V _{esd}	Electrostatic Discharge (C= 100 pF, R=1.5 KΩ)	20	00	V
P _{tot}	Total Dissipation at T _c = 25 °C	83	34	W
Tj	Operating Junction Temperature	Internally Limited		°C
T _c	Case Operating Temperature	Internally Limited		°C
T _{stg}	Storage Temperature	-55 to	o 150	°C

THERMAL DATA

			ISOWATT220	PowerSO-10	D2PAK	
R _{thi-case}	Thermal Resistance Junction-case	Max	3.75	1.5	1.5	°C/W
		Max	62.5	50	62.5	°C/W

ELECTRICAL CHARACTERISTICS ($T_{case} = 25$ $^{\circ}C$ unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VCLAMP	Drain-source Clamp Voltage	$I_D = 200 \text{ mA}$ $V_{in} = 0$	60	70	80	V
V _{CLTH}	Drain-source Clamp Threshold Voltage	$I_D = 2 \text{ mA}$ $V_{in} = 0$	55			٧
VINCL	Input-Source Reverse Clamp Voltage	I _{in} = -1 mA	-1		-0.3	V
I _{DSS}	Zero Input Voltage Drain Current (V _{in} = 0)	$V_{DS} = 13 \text{ V}$ $V_{in} = 0$ $V_{DS} = 25 \text{ V}$ $V_{in} = 0$			50 200	μA μA
l _{ISS}	Supply Current from Input Pin	V _{DS} = 0 V V _{in} = 10 V		250	500	μΑ

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{IN(th)}	Input Threshold Voltage	$V_{DS} = V_{in}$ $I_D + Ii_n = 1 \text{ mA}$	0.8		3	V
R _{DS(on)}	Static Drain-source On Resistance	$V_{in} = 10 \text{ V}$ $I_D = 10 \text{ A}$ $V_{in} = 5 \text{ V}$ $I_D = 10 \text{ A}$			0.05 0.07	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
gfs (*)	Forward Transconductance	V _{DS} = 13 V I _D = 10 A	13	17		S
Coss	Output Capacitance	$V_{DS} = 13 \text{ V}$ f = 1 MHz $V_{in} = 0$		500	800	pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING (**)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 15 V I _d = 10 A		90	180	ns
tr	Rise Time	$V_{gen} = 10 \text{ V}$ $R_{gen} = 10 \Omega$		240	400	ns
t _{d(off)}	Turn-off Delay Time	(see figure 3)		430	800	ns
t _f	Fall Time			150	300	ns
t _{d(on)}	Turn-on Delay Time	V _{DD} = 15 V I _d = 10 A		800	1200	ns
tr	Rise Time	$V_{gen} = 10 \text{ V}$ $R_{gen} = 1000 \Omega$		1.5	2.2	μs
t _{d(off)}	Turn-off Delay Time	(see figure 3)		6	10	μs
t _f	Fall Time			3.5	5.5	μs
(di/dt) _{on}	Turn-on Current Slope	V _{DD} = 15 V I _D = 10 A		60		A/μs
		$V_{in} = 10 \text{ V}$ $R_{gen} = 10 \Omega$				
Qi	Total Input Charge	$V_{DD} = 12 \text{ V}$ $I_{D} = 10 \text{ A}$ $V_{in} = 10 \text{ V}$		60		nC

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{SD} (*)	Forward On Voltage	I _{SD} = 10 A V _{in} = 0			1.6	V
t _{rr} (**)	Reverse Recovery Time	$I_{SD} = 10 \text{ A}$		165		ns
Q _{rr} (**)	Reverse Recovery Charge	(see test circuit, figure 5)		0.55		μC
I _{RRM} (**)	Reverse Recovery Current			6.5		Α

PROTECTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l _{lim}	Drain Current Limit	V _{in} = 10 V V _{DS} = 13 V V _{in} = 5 V V _{DS} = 13 V	14 14	20 20	28 28	A A
t _{dlim} (**)	Step Response Current Limit	V _{in} = 10 V V _{in} = 5 V		29 70	60 140	μs μs
T _{jsh} (**)	Overtemperature Shutdown		150			°C
$T_{jrs}(**)$	Overtemperature Reset		135			°C
l _{gf} (**)	Fault Sink Current	V _{in} = 10 V V _{in} = 5 V		50 20		mA mA
E _{as} (**)	Single Pulse Avalanche Energy	starting $T_j = 25$ °C $V_{DD} = 20$ V $V_{in} = 10$ V $R_{gen} = 1$ K Ω L = 10 mH	0.95			J

^(*) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 % (**) Parameters guaranteed by design/characterization

PROTECTION FEATURES


During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user's standpoint is that a small DC current (l_{iss}) flows into the Input pin in order to supply the internal circuitry.

The device integrates:


- OVERVOLTAGE CLAMP PROTECTION: internally set at 70V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- LINEAR CURRENT LIMITER CIRCUIT: limits the drain current ld to llim whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T_{jsh}.
- OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 150°C. The device is automatically restarted when the chip temperature falls below 135°C.
- STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100 Ω . The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.

Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in R_{DS(on)}).


Thermal Impedance For ISOWATT220




Thermal Impedance For D2PAK $\,/\,$ PowerSO-10




Derating Curve




Output Characteristics



Transconductance




Static Drain-Source On Resistance vs Input Voltage




477

Static Drain-Source On Resistance


Input Charge vs Input Voltage




Normalized Input Threshold Voltage vs Temperature




Static Drain-Source On Resistance




Capacitance Variations




Normalized On Resistance vs Temperature




Normalized On Resistance vs Temperature




Turn-on Current Slope




Turn-off Drain-Source Voltage Slope




Turn-on Current Slope



Turn-off Drain-Source Voltage Slope




Switching Time Resistive Load




477


Switching Time Resistive Load




Current Limit vs Junction Temperature



Source Drain Diode Forward Characteristics



Switching Time Resistive Load



Step Response Current Limit




Fig. 1: Unclamped Inductive Load Test Circuits




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveforms




Fig. 4: Input Charge Test Circuit






Fig. 6: Waveforms




ISOWATT220 MECHANICAL DATA

DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.4		0.7	0.015		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	0.385		0.417
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126




TO-263 (D2PAK) MECHANICAL DATA

DIM.		mm		inch			
Dini.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А	4.3		4.6	0.169		0.181	
A1	2.49		2.69	0.098		0.106	
В	0.7		0.93	0.027		0.036	
B2	1.25		1.4	0.049		0.055	
С	0.45		0.6	0.017		0.023	
C2	1.21		1.36	0.047		0.053	
D	8.95		9.35	0.352		0.368	
Е	10		10.28	0.393		0.404	
G	4.88		5.28	0.192		0.208	
L	15		15.85	0.590		0.624	
L2	1.27		1.4	0.050		0.055	
L3	1.4		1.75	0.055		0.068	



PowerSO-10 MECHANICAL DATA

DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	3.35		3.65	0.132		0.144
A1	0.00		0.10	0.000		0.004
В	0.40		0.60	0.016		0.024
С	0.35		0.55	0.013		0.022
D	9.40		9.60	0.370		0.378
D1	7.40		7.60	0.291		0.300
Е	9.30		9.50	0.366		0.374
E1	7.20		7.40	0.283		0.291
E2	7.20		7.60	0.283		0.300
E3	6.10		6.35	0.240		0.250
E4	5.90		6.10	0.232		0.240
е		1.27			0.050	
F	1.25		1.35	0.049		0.053
Н	13.80		14.40	0.543		0.567
h		0.50			0.002	
L	1.20		1.80	0.047		0.071
q		1.70			0.067	
α	0°		8°			



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID1644 Rev 4 13/13